Ultra Low Power Design for Digital CMOS Circuits Operating Near Threshold by Kalra, Shruti & Bhattacharyya, Amalendu
INTL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2017, VOL. 63, NO. 4, PP. 369-374
Manuscript received January 10, 2017; revised September, 2017. DOI: 10.1515/eletel-2017-0050
Ultra Low Power Design for Digital CMOS Circuits
Operating Near Threshold
Shruti Kalra, Amalendu B. Bhattacharyya
Abstract—Circuits operating in the subthreshold region are
synonymous to low energy operation. However, the penalty in
performance is colossal. In this paper, we investigate how design-
ing in moderate inversion region recuperates some of that lost
performance, while remaining very near to the minimum energy
point. An α power based minimum energy delay modeling that is
continuous over the weak, moderate, and strong inversion regions
is presented. The value of α is obtained through interpolation
following EKV model. The effect of supply voltage and device
sizing on the minimum energy and performance is determined.
The proposed model is utilized to design a temperature to time
generator at 32nm technology node as the application of the
proposed model. The abstract goes here.
Keywords—Energy Efficiency, Ultra Low Power, EKV, Mini-
mum Energy point, Minimum Delay point, temperature to time
generator
I. INTRODUCTION
VLSI scaling has proceeded throughout the last fewdecades, empowering reasonable and productive devices
which led advanced lives. There were a few difficulties on
the way undermining progress: design efficiency in the 80’s,
power utilization in the 90’s, and leakage in the last decade
[1]. In spite of the fact that the technology scaling kept
continued, multiplying transistors in each era or reducing the
supply voltage does not decrease the energy per operation
to use every one of the transistors. In this way, the next
challenge is of energy efficiency:- not simply low power but
to keep on delivering rationale throughput with a less energy
utilization. Energy considerations are essential over almost all
the applications range including high-execution platforms to
low power circuits. While Moore’s law allows more number
of transistors, just a part may be utilized at once because of
power restrictions and performance of the application in this
manner is gagged by power limits, frequently in the 500 mW
to 5W range[5][6]. The designer in this period is to defeat the
test of energy efficient computing and unleash performance
from the reins of energy to re enable Moore’s law in the
semiconductor business. Subthreshold operation is perfect
for this class of circuits since it permits minimum energy
operation for low-performance. But, the penalty for working
at the minimum energy point is significant. The delay at the
minimum energy point is around three orders bigger than at
minimum delay point. To reduce energy consumption, voltage
scaling technique has demonstrated a promising technique
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with subthreshold outline representing endpoint of voltage
scaling. Despite the fact that it is to a great degree energy
proficient, subthreshold design has been consigned to corner
markets because of its real performance punishments[8]. A
large amount articles are available in the literature that focuses
on determining the minimum energy point but reliability of
any circuit at lower supply voltage is a matter for research,
since many digital circuits fail to switch when the supply is
reduced or process variations and becomes more susceptible
to noise[5][6][10].
Our proposed procedure is to give ten times or higher energy
efficiency at consistent performance and widespread applica-
tions of near threshold computing where devices are operated
at or close to their threshold voltage. By reducing supply
voltage from an ostensible 1V to 300 to 400 mV, near threshold
circuits acquires as much as ten times energy efficiency and
represents the restoration of voltage scaling and its associated
energy gains at ultradeep submicron technology node. This
paper characterizes and investigates near threshold computing,
a design space where the supply voltage is around equivalent to
the threshold voltage of the transistors. This inversion holds a
lot of the energy savings of subthreshold operation with more
positive performance and variability characteristics[10]. The
highlights of the model are:
• Low power analytical design of digital CMOS circuits
is largely based on approach followed by [2] where
a simplified long channel current equation is used with
velocity saturation index α = 2 and a fitting parameter
kfit to take care of the velocity saturation effect. This
assumption however is too restrictive because the above
mentioned approach is applicable for the condition where
inversion coefficient IC=1 when gate to source voltage
Vgs is equal to the threshold voltage Vth. However, the
range of IC varies from 1 to 10 and for each operating
condition kfit has to be adjusted. Therefore, a simplified α
power law based model for MOS transistor as a function
of voltages that fits the moderate and weak inversion re-
gions is derived for ultradeep submicron technology node.
The model matches especially well the behavior around
the threshold till 32nm technology node with industry
standard BSIM4 and is less complex as compared to the
model of [4].
• In our approach, the value of α is uniquely defined for
each IC and no other fitting parameter is required for
delay as against [2]. The value of α is derived from
interpolation as done by EKV model [3].
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• Further, delay and energy models that can be utilized as
a part of logic analysis tool are determined and verified
using BSIM4 simulation.
• Energy-delay sensitivity to sizing, supply and threshold
and energy-delay trade-off for inverter driving another
inverter at 32nm technology node is determined
• The proposed model is utilized to design a temperature
to time generator at 32nm technology node as the appli-
cation of the proposed model.
The paper is organized as follows: Section II describes
the near threshold drain current model. Section III highlights
the gate delay model for near threshold computing. Energy
model is presented in section IV. Sensitivity analysis of supply
voltage, device sizing and threshold voltage on energy delay
trade-off is given in section V. Section VI applies the proposed
model to time-to-digital based smart temperature sensor cir-
cuit. In the end, the entire work is concluded in the conclusion
section.
II. MODELING THE NEAR THRESHOLD CURRENT
The basic conventional model isolates MOSFET operation
into three unique modes (subthreshold, linear and saturation),
depending upon the voltages at the transistor terminals. This
presents a trouble in analyzing circuits operating near thresh-
old since the model does not contain a solitary, consistent
equation for the near threshold operation, i.e. where VGS<VT
and VGS>VT. The EKV model [3] was appeared to be
extremely accurate for current in the near threshold locale
for submicron technologies. The model uses a mathematical
interpolation with a specific end goal to associate the separate
regions of operation into a one model, accordingly giving an
exact expectation when the MOSFET is working in the near
threshold region. Based on the EKV formulas [3],the drain
current Ids can be expressed as:
Ids = IS .IC (1)
Here,IS is the specific current equal to IS =
2nµeffCoxφ
2
tW/L. n is the subthreshold slope, Cox is
the oxide capacitance, µeff is the effective mobility, φt is the
thermal voltage, W is the channel width and L is the effective
channel length. IC represents the inversion coefficient. The
inversion coefficient expresses the degree of inversion of the
transistor, and covers both the sub-Vth(IC < 1) and above
Vth(IC > 1) regions. Now,
ids = ln
2
[
1 + exp
(
vp − vs
2
)]
− ln2
[
1 + exp
(
vp − vd
2
)]
(2)
where IC = Ids/IS = ids is the normalized value of drain
current to make it unitless, vp =
Vgs−Vth
nφt
is the normalized
value of pinch-off voltage and vd = Vd/φt and vs = Vs/φt is
the normalized value of drain and source voltage respectively
and Vth is the threshold voltage. Referencing the above
equation through the source instaed of bulk and removing the
normalization,
Ids = Isln
2
[
1 + exp
(
Vgs − Vth
2nφt
)]
−
Isln
2
[
1 + exp
(
Vgs − Vth
2nφt
− Vds
2φt
)] (3)
ON current of MOSFET, ION is defined as drain current when
Vgs = Vds = Vdd. Thus, equation 3 becomes:
ION = Isln
2
[
1 + exp
(
Vdd − Vth
2nφt
)]
−
Isln
2
[
1 + exp
(
Vdd − Vth
2nφt
− Vdd
2φt
)] (4)
Assuming the supply voltage Vdd to be few times larger
than φt, the second term in the above expression becomes
negligible. Thus,
ION = Isln
2
[
1 + exp
(
Vdd − Vth
2nφt
)]
(5)
The model in 5 is based on the EKV formulas and is for long
channel device [3]. For a short channel device operating at low
supply voltage, [2] proposes a model by introducing drain
current and delay fitting parameters, kfit and ktp respectively.
But the model is restricted to inversion coefficient IC=1. But,
for moderate inversion region where the supply voltage is low,
the value of IC ranges from 1 to 10. . Therefore, Modification
to the above model is proposed by introducing a parameter α
as:
ION = Isln
α
[
1 + exp
(
Vdd − Vth
2nφt
)]
(6)
The value of α can be obtained using interpolation of weak
and strong inversion.
The leakage current at gate to source voltage Vgs = 0 with
reverse saturation current IS can be expressed as [3]:
ILeakage = ISexp
(
Vdd − Vth
nφt
)
(7)
III. MODELING THE NEAR THRESHOLD DELAY
By utilizing the drain current model described in the above
section, an expression for delay is determined for a CMOS
inverter. To begin with, consider the instance of discharging
the output capacitance with NMOS, the propagation delay tp
of a gate can be expressed as:
tp =
CLVdd
ION
(8)
Here, CL is the load capacitance. ION is the ON current of
NMOS. Putting the value of ION from 6
tp =
CLVdd
2nµeffCox
W
L
φt
2
1
IC
(9)
Here,
IC = lnα
[
1 + exp
(
Vdd − Vth
2nφt
)]
(10)
Load capacitance CL corresponds to the sum of intrinsic
capacitance from the driving stage and load capacitance of
the fan-out gates. Thus CL is proportional to:
CL ∝ CoxL(ξiWi +Wi+1) (11)
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Here, ξ is the ratio of parasitic capacitance of the driver
stage and input gate capacitance of the fanout. i and i+1 are
the annotations for driver and load stage respectively. Thus, W
in equation 9 becomes Wi. Putting the value CL in equation
9,
tp =
L2
2nµeffφt
2
Vdd
IC
ξiWi +Wi+1
Wi
(12)
For N number of stages along the path, the path delay can be
approximated as:
tp,i =
L2
2nµeffφt
2
Vdd
IC
N∑
i=1
ξiWi +Wi+1
Wi
(13)
tp,i = kpd
Vdd
IC
tp,i(W ) (14)
Here, kpd is the technology dependent factor and tp,i(W )
is depends on transistor size. In nutshell, delay for N stages
can be often expressed in terms of average propagation delay
tp of single stage and the logic depth Ld.
tp,i = tpLd
Figure 1 shows the variation of delay with supply voltage
ranging from weak to moderate to strong inversion. The results
obtained from analytical calculations are verified with BSIM4
for 32nm technology node. It can be seen from the plot that
minimum delay is obtained at larger supply voltage.
Fig. 1. Variation of propagation delay for minimum size CMOS inverter
driving another inverter as a function of supply voltage. The analytical results
are verified using BSIM4 at 32nm technology node.
IV. MODELING THE NEAR THRESHOLD ENERGY
The total energy etotal consumed by any logic gate is
the sum of the switching energy i.e. energy corresponding
to the charging and discharging of the load capacitance CL,
eswitching, and the leakage component of energy consumption,
eleakage, in one clock period. For a single gate, this can be
expressed as follows:
etotal = eswitching + eleakage (15)
= CLVdd
2a+ TISexp
(
Vdd − Vth
nφt
)
Vdd (16)
Where T is the clock period which is assumed to be equal to
tp,i and a is the activity factor. Since CL is the function of
channel width, putting the value of CL from the equation 11:
etotal,i = CoxL(ξiWi +Wi+1)Vdd
2a+
(kpd
Vdd
IC
tp(W ))(2nµeffCox
Wi
L
φt
2)exp
(
Vdd − Vth
nφt
)
Vdd
(17)
The energy consumed over N stages or path energy can be
expressed by summation as:
etotal,i = CoxL
N∑
i=1
(ξiWi +Wi+1)Vdd
2a+
(kpd
Vdd
IC
tp(W ))(2nµeffCox
∑N
i=1Wi
L
φt
2)exp
(
Vdd − Vth
nφt
)
Vdd
(18)
Figure 2 shows the variation of total energy consumed over
Fig. 2. Variation of energy consumed over one cycle for minimum size CMOS
inverter driving another inverter as a function of supply voltage. The analytical
results are verified using BSIM4 at 32nm technology node.
one period with supply voltage ranging from weak to moderate
to strong inversion. The results obtained from analytical cal-
culations are verified with BSIM4 for 32nm technology node.
It can be seen from the plot that minimum energy is consumed
at smaller supply voltage.
Energy consumption in present day CMOS circuits to a
great extent results from the charging and discharging of
load capacitance and can be reduced quadratically by bringing
down the supply voltage Vdd as can be seen from the figure 2.
All things considered, voltage scaling has become one of the
more compelling techniques to lower power consumption. It is
surely understood that the CMOS circuits remains functional
at low supply voltage below the threshold voltage known as
subthreshold voltages but the lack of robustness and poor
performance limits the designer to operate the circuit in this
region.
In the above threshold regime, energy is exceedingly sensitive
to supply voltage Vdd because of the quadratic scaling. Thus,
voltage scaling upto near threshold region yields energy re-
duction of around ten times at the cost of around ten times
performance degradation as shown in figure 3. Nonetheless,
the reliance of energy on supply voltage Vdd turns out to
be more complex as voltage is scaled below the threshold
voltage Vth. In subthreshold region, circuit delay increments
exponentially with supply voltage Vdd, bringing about leakage
energy i.e the leakage current, delay and supply voltage to
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Fig. 3. Energy and delay in different supply voltage operating regions for
analysing energy/delay trade-off for minimum size CMOS inverter driving
another inverter at 32nm technology node.
increment in a close exponential manner. This increase in
leakage energy will stop reduction in any energy and creates
minimum energy point.
V. SENSITIVITY ANALYSIS
In this section, the effect of device sizing, supply and
threshold voltage has been analyzed on tradeoff between delay
and energy. The tradeoff by means of voltage and device sizing
will be evaluated utilizing the idea of energy-delay sensitivity.
The sensitivity to any parameter p shows the percent decrease
in energy for a percent increment in delay represented as:
S(P ) =
δ(etotal,i)
δP
δ(tp,i)
δP
(19)
To show the sensitivity of supply voltage Vdd and channel
width Wi in the energy-delay space, figure 4 shows the plot of
energy delay space when the supply voltage Vdd and channel
width Wi are exclusively tuned, beginning from minimum
energy point. As anticipated, scaling the supply voltage is
more effective than scaling the channel width Wi around
minimum energy point. The channel width scaling is barely
compelling until we are near to minimum delay point. Along
these lines, dissimilar to minimum delay point where channel
width scaling was the most predominant optimization variable,
supply voltage ought to be utilized around minimum energy
point. This is on the grounds that at minimum energy point,
leakage current varies linearly with device width Wi and so
does the circuit performance. The supply voltage Vdd scaling
is more viable near minimum energy point because of the fact
that supply voltage exponentially influences performance.
Fig. 4. Energy-delay sensitivity to device sizing, supply voltage and threshold
voltage for minimum size CMOS inverter driving another inverter at 32nm
technology node.
Given the substantial divergence in device sizing and supply
sensitivities, we may reduce device sizing (if conceivable)
around minimum energy point that creates energy slack and
can be used by a small increment in supply voltage for
general performance increment. This is comparable, though in
distinctive order of changing variables, to increase the supply
voltage around minimum delay point that creates timing slack
and can be used by device sizing for reducing energy. These
types of trade-offs are by and large unrealistic at minimum
energy point or minimum delay point since the device sizing
and supply variables achieve their limits, so the utilization of
device sizing near minimum delay point or supply voltage near
minimum energy point is ideal.
VI. TEMPERATURE TO TIME GENERATOR
The block diagram of temperature to time generator and
its timing diagram is shown in figure 5 [11]. Delay line 1
comprises of multiple temperature compensated delay cells of
low thermal sensitivity. In contrast, delay line 2 is made from
delay buffers that are not temperature compensated. Toward
the start of every estimation, the start signal is postponed by
delay lines 1 and 2 individually to get the postponed signals
A and B. A succeeding XOR is utilized to create the delay
difference between two delay and will be fed to the input of
the time to digital converter [11].
Fig. 5. Circuit of the temperature-to-time generator.
The propagation delay for the CMOS inverter driving an-
other inverter can be expressed by equation 12. The tem-
perature dependence of various parameters of MOSFET are
identified and described in [12]. The temperature dependent
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parameters for MOSFET in equation 12 are: IS ,Vth,φt and
α.
Fig. 6. Variation of the specific current I0 with temperature for different
technology nodes. The plot have been curve fitted to the quadratic relationship
given in equation 20
Fig. 7. Velocity Saturation Index α dependence on temperature (25-125
Degrees) for three technology nodes for the transistor operating in moderate
inversion
These parameters vary with temperature as [12]:
IS(T ) = I0(T ) = A(T )
2 +B(T ) + C (20)
α(T ) = D(T )2 + E(T ) + F (21)
Vth (T ) = Vth (T0)− αT
T
T0
(22)
Here A,B,C,D,E,F are the fitting parameters, Vth (T0) is the
threshold voltage at room temperature and αT is the tempera-
ture coefficient of threshold voltage. The value of α and I0 was
extracted at three technology nodes on various temperatures
and curve fitted to quadratic function as shown in the figure
6 and 7 and given in equation 20 and 22. By putting the
various parameter variations in the delay equation, we could
easily find the variation of propagation delay with temperature.
The higher the temperature is, the higher is the propagation
delay of delay line 2. The delay line 1 with lower thermal
sensitivity is utilized to reduce the offset at the lower bound
of the measurement range which could otherwise cause longer
conversion time. The XOR gate is being used to produce
delay difference between the two delay lines. The width of the
output pulse from the XOR gate can be controlled by number
of stages of delay line 2. Figure 8 shows the temperature
compensated delay cell utilized for delay line 1. This thermal
compensation circuit is used to reduce the sensitivity of the
inverters used in delay line 1. The inverters used are the
same as that used in delay line 2. Here the diode-connected
transistors P1, N1, and P3 serve as the core of the thermal
compensation circuit.
Fig. 8. Temperature compensated delay cell utilized for delay line 1
Since P1, P3, and N1 are all diode connected, they will
operate in saturation if bias current is flowing. Thus, from
equation 6:
Ids,P3(T ) = Is(T )ln
α(T )
[
1 + exp
(
Vdd − Vth(T )
2nφt(T )
)]
(23)
For a diode connected MOSFET, in order to get minimum
thermal sensitivity,
dIds,P3
dT
= 0
Putting the temperature dependencies from equations 20,
21 and 22 and differentiating the equation 23 to find the
temperature insensitive value of Vdd for different technology
nodes. The temperature insensitive value of supply voltage
Vdd = 0.35V for 32nm technology node and lies in the
moderate inversion region. Figure 9 shows the analytically
calculated pulse width of temperature insensitive delay line 1,
temperature sensitive delay line 2, the output (Poutput) of XOR
gate. The results obtained are verified using industry standard
BSIM4. It can be seen from the figure that the offset at the
lower bound of the measurement range is reduced as against
when only delay line 2 is used. This reduces the conversion
time.
Fig. 9. Pulse width of temperature insensitive delay line 1, temperature
sensitive delay line 2 and the output (Poutput) of XOR gate
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VII. CONCLUSION
As Moore’s law keeps on providing circuit designers with
additional transistors on a chip, power costs are starting to
constrain the pertinence of these extra transistors in CMOS
circuit design. In this paper we glanced back at the attainability
of voltage scaling to reduce energy utilization. In spite of the
fact that subthreshold operation is surely understood to give
generous energy savings, it has been consigned to a small
number of applications because of the relating degradation
of the performance. Thus, the idea of near threshold pro-
cessing has been explored, where the supply voltage is at or
close to the threshold voltage of the transistors. It has been
demonstrated that using interpolation, for drain current in the
moderate inversion, the velocity saturation index α can be
determined for ultradeep submicron technology node. This
administration empowers energy savings around ten times,
with just around ten times performance degradation, giving
a much better tradeoff in energy/delay than subthreshold
operation. With conventional device scaling giving no more
energy proficiency improvements, our essential decision is
that the answer for this energy problem is the general use of
near threshold operation. As against the various near threshold
computing models available in the literature, the proposed
model is applicable in the ultradeep submicron technology
node. The results obtained at 32nm technology node has been
analyzed and verified through BSIM4 simulations and the error
lies within the acceptable range of 5 to 10 %.
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